

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addiesa: COMMISSIONER FOR PATENTS P O Box 1450 Alexandra, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/827,433	04/20/2004	Fumitoshi Mizutani	089367-0127	2720	
22428 FOLEY AND	7590 09/09/200 LARDNER LLP	9	EXAMINER		
SUITE 500			REDDIVALAM, SRINIVASA R		
3000 K STREET NW WASHINGTON, DC 20007			ART UNIT	PAPER NUMBER	
			2419		
			MAIL DATE	DELIVERY MODE	
			09/09/2009	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

## **Advisory Action** Before the Filing of an Appeal Brief

Application No.	Applicant(s)		
10/827,433	MIZUTANI ET AL.		
Examiner	Art Unit		
SRINIVASA R. REDDIVALAM	2419		

-							
	SRINIVASA R. REDDIVALAM	2419					
The MAILING DATE of this communication appe	ears on the cover sheet with the o	correspondence ado	ress				
THE REPLY FILED 05 August 2009 FAILS TO PLACE THIS A	PPLICATION IN CONDITION FOR	ALLOWANCE.					
<ol> <li>M The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance: (2) a Notice of Appe for Continued Examination (RCE) in compliance with 37 C</li> </ol>	replies: (1) an amendment, affidavi eal (with appeal fee) in compliance	t, or other evidence, with 37 CFR 41.31; o	which places the r (3) a Request				
periods:	periods:  The period for reply expires 3 months from the mailing date of the final rejection.						
The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection.							
Examiner Note: If box 1 is checked, check either box (a) or (MONTHS OF THE FINAL REJECTION. See MPEP 706.07 (	b). ONLY CHECK BOX (b) WHEN THE						
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filled is the date for purposes of determining the period to under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office let may reduce any earned patient term adjustment. See 37 CFR 1.704(b) NOTICE OF APPEAL.	on which the petition under 37 CFR 1.1 tension and the corresponding amount of shortened statutory period for reply origing than three months after the mailing date	of the fee. The appropri nally set in the final Office	ate extension fee to action; or (2) as				
2. ☐ The Notice of Appeal was filed on A brief in comp	liance with 37 CER 41 37 must be t	iled within two month	e of the date of				
filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed w	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	e appeal. Since a				
AMENDMENTS							
<ol> <li>The proposed amendment(s) filed after a final rejection, I</li> </ol>			cause				
<ul> <li>(a) ☐ They raise new issues that would require further control (b) ☐ They raise the issue of new matter (see NOTE below)</li> </ul>		E below);					
(c) ☐ They raise the issue of new matter (see NOTE belo (c) ☐ They are not deemed to place the application in bet appeal; and/or		lucing or simplifying t	he issues for				
(d) ☐ They present additional claims without canceling a NOTE:	corresponding number of finally reje	ected claims.					
	21 See attached Notice of Non-Co	mnliant Amandmant (	DTOL-324)				
Applicant's reply has overcome the following rejection(s)	The amendments are not in compliance with 37 CFR 1.121. See attached Notice of Non-Compliant Amendment (PTOL-324).						
Newly proposed or amended claim(s) would be all		imely filed amendme	nt canceling the				
non-allowable claim(s).	ovable ii subilitied iii a separate, t	intery med differential	in our our ing the				
<ol> <li>For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is provided.</li> </ol>		be entered and an e	xplanation of				
The status of the claim(s) is (or will be) as follows:							
Claim(s) allowed: Claim(s) objected to:							
Claim(s) rejected: 1-19.							
Claim(s) withdrawn from consideration:							
AFFIDAVIT OR OTHER EVIDENCE							
<ol> <li>The affidavit or other evidence filed after a final action, bu because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).</li> </ol>							
<ol> <li>The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary</li> </ol>	vercome all rejections under appea	l and/or appellant fail	s to provide a				
<ol> <li>The affidavit or other evidence is entered. An explanatio REQUEST FOR RECONSIDERATION/OTHER</li> </ol>	n of the status of the claims after er	ntry is below or attach	ed.				
The request for reconsideration has been considered bu See Continuation Sheet.	t does NOT place the application in	condition for allowar	ce because:				
Note the attached Information Disclosure Statement(s).	(PTO/SB/08) Paper No(s)						
13. 🔲 Other:							
/Chirag G Shah/	/Srinivasa R Reddivalar	n/					
Supervisory Patent Examiner, Art Unit 2419	Examiner, Art Unit 2419	-					

U.S. Patent and Trademark Office

Examiner, Art Unit 2419

Continuation of 11, does NOT place the application in condition for allowance because: In pages 7-8 of Remarks, regarding independent caiam 1, Applicatins mention that Horvards does not teach or suggest a plurality of reception interface sections that each includes an arithmetic operation unit, an I/0 unit, and a memory bridge that provides data from said arithmetic operation unit to said I/0 unit of the respective reception interface section and further, Horvards does not teach or suggest that an error in the reception atterface section and further, Horvards does not teach or suggest that an error in the reception interface sections of the earth or suggest that a memory bridge of one of reception interface sections of the communication error and Applicant's also mention that Meyers does not teach or suggest that a memory bridge of one reception interface sections of the communication error and Applicant's also mention that Meyers does not teach or suggest that a memory bridge of one reception interface sections of the communication error.

However, the Examiner respectfully disagrees to these statements from the Applicants, as Meyers et al. teach an apparatus wherein upon occurrence of an error in received data by one of reception interface sections, sends a communication error signal to all other of reception interface sections to stop data reception from data sender (see Figs. 1A, 2, 6 and 8 and page 14, lines 1-28 wherein upon encountering an error by one interface unit, that will cause the interface units to diverge and the resulting difference in the selected stage communicated to the compare circuits, will cause the circuits to issue a 'lost sync' error signal which is equivalent to issuing the error signal and also passing of the message packet information by one interface unit to the companion interface unit for cross-checking for errors is mentioned). Meyers et al. also teach each of said reception interface sections includes an arithmetic operation unit, an I/O unit, and a memory bridge that provides data from said anthmetic operation unit to said I/0 unit of the respective reception interface section (see Figures 1A and 2 wherein Processor\_Unit/ arithmetic\_operation\_unit inside the CPU 12A, blocks 14A/16A & 14B/16B in Fig. 1A for an I/O unit and block 24a/b for Interface unit/memory bridge in Fig.2 are shown and also see Fig.1A & Fig.2 and page 10, lines 20-25 wherein block 24a/b i.e. Interface unit/memory bridge providing/handling all I/O traffic/data between CPU 12A and I/O unit is mentioned). Meyers et al. teach (see Figs. 6 and 8 and page 14, lines 1-28) that upon encountering an error by one interface\_unit/memory\_bridge, issuing the error signal and also mention passing of the message packet information by one interface\_unit/memory\_bridge to the companion interface\_unit/memory\_bridge for cross-checking for errors which is equivalent to wherein said error in said received data is detected by said memory bridge of said one of said reception interface sections and wherein said memory bridge of said one of said reception interface sections sends the communication error signal to said other memory bridges of said other reception interface sections'. Thus, Horvath in combination with Meyers et al. teach all the limitations of claim1 as mentioned in the previous office action under Claim Rejections,

In page 8 of Remarks, Applicants further mention that in Meyer's reference, state machine clearly does not correspond in any way, shape or form to a memory bridge that provides data from an arithmetic operation unit to an I/O unit of a reception interface unit. However, the Examiner respectfully disagrees to this statement from the Applicant as Meyers et al. teach a memory bridge that provides data from said arithmetic operation unit to said I/O unit of the respective reception interface section (see Fig. 1A and page 10, lines 20-25 wherein block 24ab 1e. Interface\_unliftmemory\_bridge providing/handling all I/O raffic/data between CPU 12A and I/O unit is mentioned). Meyers et al. also teach that the interface\_units 24ab (or memory bridges) operate in lock step synchronism, checking for errors can be performed by monitoring the operating states of these paired interface units by continuous comparison of certain of their interfals states and if an interface unit encounters an error, that activity will cause the interface units to diverge which will result into different states for the state machines (see page 14, lines 1-18).

In page 9 of Applicant's Remarks, regarding claims 17-19, Applicant mentions that nowhere in the portion i.e. in page 19 of Meyers, and nowhere in Figures 5 and 10 of Meyers is there any teaching of the use of an open-drain signal to send error sessages between the memory interfaces 70. However, the Examiner respectfully disagrees to this statement from the Applicant as Meyers et al. teach the data processing apparatus wherein said memory bridge of said one of said reception interface sections sends the communication error signal doet between the said other reception interface sections as an open drain signal (see Figures 5 and 10 and page 19, lines 34-58 wherein each memory interface 70ab of Interface, unit/memory\_bridge receiving and comparing data bits and asserting/sending an error\_signal/ECC\_logic\_error\_signal/sept\_aris\_signal on detecting error condition that will result in settling interrupt registers state is mentioned and since sending an error signal is done by ECC check circuit/digital\_logic\_circuit, the error signal can be considered as equivalent to open drain signal.